A CAM with mixed serial-parallel comparison for use in low energy caches.
A novel, low-energy content addressable memory (CAM) structure is presented which achieves an approximately four-fold improvement in energy per access, compared to a standard parallel CAM, when used as tag storage for caches. It exploits the address patterns commonly found in application programs, w...
| Publicado en: | IEEE Transactions on VLSI systems 12, 3 (2004). |
|---|---|
| Autor Principal: | |
| Formato: | Artigo |
| Idioma: | English |
| Subjects: |