A CAM with mixed serial-parallel comparison for use in low energy caches.
A novel, low-energy content addressable memory (CAM) structure is presented which achieves an approximately four-fold improvement in energy per access, compared to a standard parallel CAM, when used as tag storage for caches. It exploits the address patterns commonly found in application programs, w...
Xuất bản năm: | IEEE Transactions on VLSI systems 12, 3 (2004). |
---|---|
Tác giả chính: | |
Định dạng: | Bài viết |
Ngôn ngữ: | English |
Những chủ đề: |