Efficient algorithms for multilevel power estimation of VLSI circuits.

This paper presents a methodology for calculating highly accurate mean power estimates for integrated digital CMOS circuits. A complementary calibration scheme for ASIC library cells to extract the power relevant parameters is proposed. The circuit models presented allows the prediction of mean powe...

पूर्ण विवरण

ग्रंथसूची विवरण

में प्रकाशित:	IEEE Transactions on VLSI systems 13, 2 (2005).
मुख्य लेखक:	Bachmann, W.W
स्वरूप:	लेख
भाषा:	English
विषय:	ASIC library cells. CMOS technology. VLSI circuits. Benchmark circuits. Circuit models. Digital CMOS low-power design methods. Gate-level designs. Handling complex circuits. Integrated digital CMOS circuits. Mean power dissipation. Multilevel power estimation.