A 32-bit carry lookahead adder using dual-path all-N logic.

A 32-bit carry lookahead adder using dual-path all-N logic.

We have developed dual path all-N logic (DPANL) and applied it to 32-bit adder design for higher performance. The speed is significantly enhanced due to reduced capacitance at each evaluation node of dynamic circuits. The power saving is achieved due to reduced adder cell size and minimal race probl...

Szczegółowa specyfikacja

Opis bibliograficzny
Wydane w:IEEE Transactions on VLSI systems 13, 8 (2005).
1. autor: Ge Yang
Format: Artykuł
Język:English
Hasła przedmiotowe:
0.35 micron.
32 bit.
ANT.
CMOS chip.
CMOS technology.
DPANL adder.
All-N transistor.
Dual-path all-N logic.
Dynamic logic circuit.
Lookahead adder.
Low power design.
Post-layout simulation.