Formulating SoC test scheduling as a network transportation problem.
A formulation of core-based system-on-chip (SoC) test scheduling as a network transportation problem is presented. Given a set of tests, with demands for transportation of test bits (either for test stimuli or test response) and unrelated parallel test resources (e.g., test access mechanisms or buil...
| 发表在: | IEEE Transactions on computer-aided design of integrated circuits and systems 21, 12 (2002). |
|---|---|
| 主要作者: | |
| 格式: | 文件 |
| 语言: | 英语 |
| 主题: |