Low power networks-on-chip

Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...

Ausführliche Beschreibung

Bibliographische Detailangaben
Körperschaft: SpringerLink (Online service)
Weitere Verfasser: Silvano, Cristina, Lajolo, Marcello, Palermo, Gianluca
Format: Electronic Resource
Sprache:English
Veröffentlicht: Boston Springer 2011.
Schlagworte:
Online Zugang:Available for University of the Philippines Diliman via SpringerLink.Click here to access