Low power networks-on-chip

Low Power Networks-on-Chip Edited by: (editors) Cristina Silvano Marcello Lajolo Gianluca Palermo In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and res...

Ful tanımlama

Detaylı Bibliyografya
Müşterek Yazar: SpringerLink (Online service)
Diğer Yazarlar: Silvano, Cristina, Lajolo, Marcello, Palermo, Gianluca
Materyal Türü: Electronic Resource
Dil:English
Baskı/Yayın Bilgisi: Boston Springer 2011.
Konular:
Online Erişim:Available for University of the Philippines Diliman via SpringerLink.Click here to access