An asynchronous ternary logic signaling system.

This paper presents a new approach to an on-chip asynchronous transmission system suitable for next generation asynchronous on-chip networks. It implements multivalued logic to reduce the number of wires and a low-voltage swing for lower dynamic power dissipation. Furthermore, the transmission syste...

Ausführliche Beschreibung

Bibliographische Detailangaben
Veröffentlicht in:IEEE Transactions on VLSI systems 11, 6 (2003).
1. Verfasser: Felicijan, T.
Format: Artikel
Sprache:English
Schlagworte: