PD

This paper presents a detailed study on the effects of gate-to-body tunneling current on partially depleted silicon-on-insulator (PD/SOI) CMOS SRAM. It is shown that the presence of gate-to-body tunneling current changes the strength of individual cell transistor in the quiescent (standby) state, th...

Full description

Bibliographic Details

Published in:	IEEE Transactions on VLSI systems 11, 6 (2003).
Main Author:	Joshi, R.V
Format:	Article
Language:	English
Subjects:	CMOS. SRAM. Gate-body tunnelling current. Parasitic bipolar disturb. Partially depleted-SOI. Write-read operation. Si-SiO2.