PD

This paper presents a detailed study on the effects of gate-to-body tunneling current on partially depleted silicon-on-insulator (PD/SOI) CMOS SRAM. It is shown that the presence of gate-to-body tunneling current changes the strength of individual cell transistor in the quiescent (standby) state, th...

全面介紹

書目詳細資料
發表在:IEEE Transactions on VLSI systems 11, 6 (2003).
主要作者: Joshi, R.V
格式: Article
語言:English
主題: