Timing driven gate duplication.

Timing driven gate duplication.

In the past few years, gate duplication has been studied as a strategy for cutset minimization in partitioning problems. This paper addresses the problem of delay optimization by gate duplication. We present an algorithm to solve the gate duplication problem. It traverses the network from primary ou...

Celý popis

Podrobná bibliografie
Vydáno v:IEEE Transactions on VLSI systems 12, 1 (2004).
Hlavní autor: Srivastava, A.
Médium: Článek
Jazyk:English
Témata:
Cutset minimization.
Delay constraints.
Delay optimization.
Dynamic programming structure.
Logic gates.
Logic synthesis.
Partitioning problems.
Primary inputs.
Primary outputs.
Timing driven gate duplication.
Topologically sorted order.
Tuple evaluation.
Ultra complex designs.