Compiler-directed scratch pad memory optimization for embedded multiprocessors.
This paper presents a compiler strategy to optimize data accesses in regular array-intensive applications running on embedded multiprocessor environments. Specifically, we propose an optimization algorithm that targets at reducing extra off-chip memory accesses caused by interprocessor communication...
| Published in: | IEEE Transactions on VLSI systems 12, 3 (2004). |
|---|---|
| Main Author: | |
| Format: | Article |
| Language: | English |
| Subjects: |