Implicit deductive fault simulation for complex delay fault models.

Implicit deductive fault simulation for complex delay fault models.

This paper introduces an implicit version of the well-known deductive fault simulation technique suitable to delay fault models with an exponential number of faults. The proposed method calculates the fault coverage by generating lists of entities for each line during a single topological circuit tr...

Cijeli opis

Bibliografski detalji
Izdano u:IEEE Transactions on VLSI systems 12, 6 (2004).
Glavni autor: Deodhar, J.V
Format: Članak
Jezik:English
Teme:
Data structures.
Fault coverage.
Implicit deductive fault simulation.
Path delay fault models.
Segment delay fault model.
Subset.
Topological circuit traversal.