Implicit deductive fault simulation for complex delay fault models.

Implicit deductive fault simulation for complex delay fault models.

This paper introduces an implicit version of the well-known deductive fault simulation technique suitable to delay fault models with an exponential number of faults. The proposed method calculates the fault coverage by generating lists of entities for each line during a single topological circuit tr...

全面介紹

書目詳細資料
發表在:IEEE Transactions on VLSI systems 12, 6 (2004).
主要作者: Deodhar, J.V
格式: Article
語言:English
主題:
Data structures.
Fault coverage.
Implicit deductive fault simulation.
Path delay fault models.
Segment delay fault model.
Subset.
Topological circuit traversal.