Jas, A. Test data compression technique for embedded cores using virtual scan chains. IEEE Transactions on VLSI systems.
Chicago Style (17th ed.) CitationJas, A. "Test Data Compression Technique for Embedded Cores Using Virtual Scan Chains." IEEE Transactions on VLSI Systems .
MLA (9th ed.) CitationJas, A. "Test Data Compression Technique for Embedded Cores Using Virtual Scan Chains." IEEE Transactions on VLSI Systems, .
Advarsel: Disse citationer er muligvist ikke 100% nøjagtige.