A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches.

The design and physical implementation of a prototypical 500-MHz CMOS 4-T SRAM is presented in this work. The latch of the proposed SRAM cell is realized by a pair of cross coupled high-VTHP pMOS transistors, while the bitline drivers are realized by a pair of low-VTHN nMOS transistors. The wordline...

Deskribapen osoa

Xehetasun bibliografikoak
Argitaratua izan da:	IEEE Transactions on VLSI systems 12, 9 (2004).
Egile nagusia:	Chua-Chin Wang
Formatua:	Artikulua
Hizkuntza:	English
Gaiak:	4 kB. 500 MHz. CMOS SRAM cell. Bitline boosting circuit. Bitline drivers. Cascaded noise-immune address transition detector. Chip select glitches. Cross coupled high-voltage pMOS transistors. Data retention. Dual threshold voltage transistors. External refreshing mechanism. Latches. Low-voltage nMOS transistors. Memory cells. Self-refreshing paths. Wordline voltage compensation circuit.