Design of FPGA interconnect for multilevel metallization.

How does multilevel metallization impact the design of field-programmable gate arrays (FPGA) interconnect? The availability of a growing number of metal layers presents the opportunity to use wiring in the third dimension to reduce area and switch requirements. Unfortunately, traditional FPGA wiring...

Ful tanımlama

Detaylı Bibliyografya

Yayımlandı:	IEEE Transactions on VLSI systems 12, 10 (2004).
Yazar:	DeHon, A.
Materyal Türü:	Makale
Dil:	English
Konular:	FPGA interconnection. FPGA place and route challenge. FPGA wiring schemes. Leighton mesh-of-trees. Manhattan FPGA routing scheme. Arbitrary device scaling. Arity-4 mesh-of-tree networks. Field programmable gate arrays. Metal layers. Multilevel metallization. Network size. Topology.