CAD for nanometer silicon design challenges and success.
As silicon CMOS technology is scaled into the nanometer regime, the paradigm shift of computer-aided design (CAD) technology is indispensable to cope with two major challenges (i.e., the ever-increasing design complexity of gigascale integration and complicated physical effects inherent from the nan...
| 發表在: | IEEE Transactions on VLSI systems 12, 11 (2004). |
|---|---|
| 主要作者: | |
| 格式: | Article |
| 語言: | English |
| 主題: |