Optimization of throughput performance for low-power VLSI interconnects.

The technique of optimal voltage scaling and repeater insertion is analyzed in this paper to reduce power dissipation on global interconnects. An analytical model for the maximum bit-rate of a very large scale integration interconnect with repeaters has been derived and results are compared with HSP...

ver descrição completa

Detalhes bibliográficos

Publicado no:	IEEE Transactions on VLSI systems 13, 3 (2005).
Autor principal:	Deodhar, V.V
Formato:	Artigo
Idioma:	inglês
Assuntos:	1 V. 180 nm. 2 V. Low power VLSI interconnects. Low power global interconnect. Microoptical silicon system technology. Optimal supply voltage. Optimal voltage scaling. Optimization. Power dissipation. Repeater insertion. Threshold voltage. Throughput-per-bit-energy. Very large scale integration.