Self-reset logic for fast arithmetic applications.

A new family of self-reset logic (SRL) cells is presented in this paper. The single-ended basic structure proposed realizes an incomplete logic family, since it is incapable of inverting logic. Thus, a dual-rail SRL (DRSRL) implementation is also proposed. These cells maintain small delay variations...

Descrición completa

Detalles Bibliográficos
Publicado en:	IEEE Transactions on VLSI systems 13, 4 (2005).
Autor Principal:	Litvin, M.E
Formato:	Artigo
Idioma:	inglés
Subjects:	Asynchronous circuits. Clocking overhead reduction. Control circuits. Data-path circuits. Delay variations. Dual-rail SRL. Dual-rail logic. Dynamic logic. Fast arithmetic applications. Logic depth. Process variation. Pulsed logic. Self-reset logic. Self-timed circuits. Single-ended structure. Supply voltage variation. Temperature variations. Varying fanout. Wave pipelining.