Schedule-aware performance estimation of communication architecture for efficient design space exploration.

In this paper, we are concerned about performance estimation of bus-based communication architectures assuming that task partitioning and scheduling on processing elements are already determined. Since communication overhead is dynamic and unpredictable due to bus contention, a simulation-based appr...

Descripción completa

Detalles Bibliográficos
Publicado en:IEEE Transactions on VLSI systems 13, 5 (2005).
Autor principal: Sungchan Kim
Formato: Artículo
Lenguaje:inglés
Materias: