A novel FPGA architecture supporting wide, shallow memories.

This paper investigates an architecture designed to implement wide, shallow memories on a field programmable gate array (FPGA). In the proposed architecture, existing configuration memory normally used to control the connectivity pattern of the FPGA is made user accessible. Typically, not all the sw...

תיאור מלא

מידע ביבליוגרפי

הוצא לאור ב:	IEEE Transactions on VLSI systems 13, 6 (2005).
מחבר ראשי:	Oldridge, S.W
פורמט:	Article
שפה:	English
נושאים:	FPGA architecture. Benchmark circuit. Configuration memory. Embedded memory. Field programmable gate array. Switch blocks. User accessible. Wide/shallow memories.