A novel FPGA architecture supporting wide, shallow memories.

This paper investigates an architecture designed to implement wide, shallow memories on a field programmable gate array (FPGA). In the proposed architecture, existing configuration memory normally used to control the connectivity pattern of the FPGA is made user accessible. Typically, not all the sw...

Ful tanımlama

Detaylı Bibliyografya
Yayımlandı:IEEE Transactions on VLSI systems 13, 6 (2005).
Yazar: Oldridge, S.W
Materyal Türü: Makale
Dil:English
Konular: