A hardware-efficient technique to implement a trellis code modulation decoder.
This brief presents a new technique in implementing a very large-scale integration trellis code modulation (TCM) decoder. The technique aims to reduce hardware complexity and increase decoding throughput. The technique is introduced in the design of a Viterbi decoder. To simplify the decoding algori...
| 發表在: | IEEE Transactions on VLSI systems 13, 6 (2005). |
|---|---|
| 主要作者: | |
| 格式: | Article |
| 語言: | English |
| 主題: |