A hardware-efficient technique to implement a trellis code modulation decoder.

A hardware-efficient technique to implement a trellis code modulation decoder.

This brief presents a new technique in implementing a very large-scale integration trellis code modulation (TCM) decoder. The technique aims to reduce hardware complexity and increase decoding throughput. The technique is introduced in the design of a Viterbi decoder. To simplify the decoding algori...

Deskribapen osoa

Xehetasun bibliografikoak
Argitaratua izan da:IEEE Transactions on VLSI systems 13, 6 (2005).
Egile nagusia: Dinh, A.
Formatua: Artikulua
Hizkuntza:English
Gaiak:
0.18 micron.
1 Gbit/s.
ASIC.
CMOS.
VLSI.
Viterbi decoder.
Decoding algorithm.
Decoding throughput.
Distance look-up table.
Hardware complexity.
Hardware-efficient technique.
Trellis code modulation decoder.
Trellis diagram.