A compact analytical model for asymmetric single-electron tunneling transistors.

Analytical model for asymmetric single-electron tunneling transistors (SETTs), in which resistance and capacitance parameters of source/drain junctions are not equal, has been developed. The model is based on the steady-state master equation, takes only the two most-probable charging states into acc...

Deskribapen osoa

Xehetasun bibliografikoak
Argitaratua izan da:IEEE Transactions on electron devices 50, 2 (2003).
Egile nagusia: Inokawa, H.
Formatua: Artikulua
Hizkuntza:ingelesa
Gaiak: