RS-FDRA A register-sensitive software pipelining algorithm for embedded VLIW processors.
The paper proposes a novel software-pipelining algorithm, Register-Sensitive Force-Directed Retiming Algorithm (RS-FDRA), suitable for optimizing compilers targeting embedded very large instruction word processors. The key difference between RS-FDRA and previous approaches is that this algorithm can...
| Pubblicato in: | IEEE Transactions on computer-aided design of integrated circuits and systems 21, 12 (2002). |
|---|---|
| Autore principale: | |
| Natura: | Articolo |
| Lingua: | English |
| Soggetti: |