Efficient very large scale integration power

We present an efficient method of minimizing the area of power/ground (P/G) networks in integrated circuit layouts subject to reliability constraints. Instead of directly sizing the original P/G network extracted from a circuit layout, as done previously, the new method first constructs a reduced bu...

Ful tanımlama

Detaylı Bibliyografya
Yayımlandı:IEEE Transactions on computer-aided design of integrated circuits and systems 22, 3 (2003).
Yazar: Tan, S.X.-D
Materyal Türü: Makale
Dil:English
Konular: