Adding error-correcting circuitry to ASIC memory.

Adding error-correcting circuitry to ASIC memory.

Thinking of putting ROM or RAM onto an application-specific IC? Then consider adding error-correction code (ECC) circuitry as well. Its presence boosts yield and reduces problems with random single-cell defects in memory arrays. Admittedly, the addition also expands chip area and impacts performance...

Täydet tiedot

Bibliografiset tiedot
Julkaisussa:IEEE spectrum 37, 4 (2000).
Päätekijä: Gray, K.
Aineistotyyppi: Artikkeli
Kieli:English
Aiheet:
ASIC memory.
XOR logic design.
Chip area.
Error-correcting circuitry.
Memory arrays.
Memory cell failure.
Performance.
Random single-cell defects.
Yield improvement.