Ảnh bìa

A Power-Efficient High-Throughput 32-Thread SPARC Processor.

This first generation of "Niagara" SPARC processors implements a power-efficient Chip Multi-Threading (CMT) architecture which maximizes overall throughput performance for commercial workloads. The target performance is achieved by exploiting high bandwidth rather than high frequency, ther...

Mô tả đầy đủ

Chi tiết về thư mục
Xuất bản năm:IEEE Journal of solid state circuits 42, 1 (2007).
Tác giả chính: Leon, A. S.
Định dạng: Bài viết
Ngôn ngữ:Tiếng Anh
Những chủ đề:
1.2 GHz.
1.2 V.
3 MByte.
63 W.
90 nm.
CMOS technology.
DDR2 DRAM interfaces.
SPARC processor.
UltraSPARC Tl processor.
Chip multi-threading architecture.
Chip reliability.
Copper interconnect.
Interconnect crossbar.
Power management.
Shared L2 cache.
System interface unit.
Thermal management.