A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS

A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS

This paper presents a 14-bit digitally self-calibrated pipelined analog-to-digital converter (ADC) featuring adaptive bias optimization. Adaptive bias optimization controls the bias currents of the amplifiers in the ADC to the minimum amount required, depending on the sampling speed, environment tem...

Descripció completa

Dades bibliogràfiques
Publicat a:IEEE Journal of solid state circuits 41, 4 (2006).
Autor principal: Iizuka, K.
Format: Article
Idioma:English
Matèries:
0.18 micron.
14 bit.
19.2 mW.
2.8 V.
33.7 mW.
50.5 mW.
72.8 mW.
Adaptive bias optimization.
Analog-digital converter.
Chip fabrication.
Differential nonlinearity.
Digital calibration process.
Dual-gate CMOS technology.
Environment temperature.
Power-supply voltage.
Sampling speed.
Self-calibrated pipelined ADC.