Techniques for phase noise suppression in recirculating DLLs.

This paper presents two techniques for reducing phase noise in recirculating delay-locked loops (DLLs) and extends recently developed theoretical results to optimize the performance of a recirculating DLL prototype CMOS IC incorporating the techniques. One of the techniques reduces 1/f noise in both...

全面介紹

書目詳細資料

發表在:	IEEE Journal of solid state circuits 39, 8 (2004).
主要作者:	Sheng Ye
格式:	Article
語言:	English
主題:	1/f noise. CMOS IC. DLL prototype. Frequency synthesizers. Loop filter. Noise memory. Periodic switching. Phase noise reduction. Phase noise suppression. Phase-locked loop. Recirculating delay-locked loops. Transistors. Voltage-controlled oscillator.