50-Gb/s 4-b multiplexer
A 50-Gb/s 4:1 multiplexer (MUX) and 1:4 demultiplexer (DEMUX) chip set using InP high electron mobility transistors (HEMTs) is described. In order to achieve wide-range bit-rate operation from several to 50 Gb/s, timing design inside the ICs was precisely executed. The packaged MUX operated from 4 t...
| Published in: | IEEE Journal of solid state circuits 38, 9 (2003). |
|---|---|
| Main Author: | |
| Format: | Article |
| Language: | English |
| Subjects: |