STS-768 multiplexer with full-rate output data retimer in InP HBT.

A 16:1 STS-768 multiplexer IC has been designed and fabricated using the Vitesse Semiconductor VIP-1 process. This IC is part of a complete chip-set solution for a 40-Gb/s STS-768 optical communication transceiver module. The multiplexer IC features a full-rate clock multiplication unit and a data r...

पूर्ण विवरण

ग्रंथसूची विवरण
में प्रकाशित:	IEEE Journal of solid state circuits 38, 9 (2003).
मुख्य लेखक:	Hendarman, A.
स्वरूप:	लेख
भाषा:	English
विषय:	3.6 V. 5.2 V. 3.6 W. 40 GHz. 40 Gbit/s. InP. InP HBT IC. STS-768 multiplexer. STS-768 multiplexer IC. Vitesse Semiconductor VIP-1 process. Clock multiplication unit. Clock tree. Current-mode logic gate circuit. Duty cycle distortion. Eye quality. Frequency divider. Full-rate data retimer. Layout design. Optical communication transceiver module. Output driver. Package design. Phase locked loop. Timing jitter. Voltage controlled oscillator.