A 0.5-V 1-μW successive approximation ADC.

A 0.5-V 1-μW successive approximation ADC.

A successive approximation analog-to-digital converter (ADC) is presented operating at ultralow supply voltages. The circuit is realized in a 0.18-μm standard CMOS technology. Neither low-VT devices nor voltage boosting techniques are used. All voltage levels are between supply voltage VDD and groun...

Szczegółowa specyfikacja

Opis bibliograficzny
Wydane w:IEEE Journal of solid state circuits 38, 7 (2003).
1. autor: Sauerbrey, J.
Format: Artykuł
Język:English
Hasła przedmiotowe:
0.18 micron.
0.5 V.
1 muW.
CMOS technology.
Capacitor-based digital-to-analog converter.
Passive sample-and-hold stage.
Power consumption.
Sampling rate.
Signal-to-noise-and-distortion ratio.
Successive approximation analog-to-digital converter.
Ultralow voltage operation.