Process and circuit design interlock for application-dependent scaling tradeoffs and optimization in the SoC era.

Several physical phenomena in highly scaled CMOS technology have now become first-order elements affecting the electrical behavior of transistor characteristics. Effects such as STI mechanical stress, direct tunneling in gate dielectrics, gate line-edge roughness, and others can have significant inf...

Szczegółowa specyfikacja