Implementation of a 32-bit dual core ARM7 microprocessor with single level cache
Shared-memory multiprocessors have become a cost-effective way of providing increased computing power and speed, mainly because they utilize low-cost microprocessors interconnected with shared memory modules. However, memory access tends to become a performance bottleneck due to multiple processors...
| প্রধান লেখক: | |
|---|---|
| অন্যান্য লেখক: | , , |
| বিন্যাস: | গবেষণাপত্র |
| ভাষা: | English |
| প্রকাশিত: |
2008.
|
| বিষয়গুলি: |