Reyes, J. A. P. (2005). A study of floating-point architectures for pipelined RISC processors.
Citace podle Chicago (17th ed.)Reyes, Joy Alinda P. A Study of Floating-point Architectures for Pipelined RISC Processors. 2005.
Citace podle MLA (9th ed.)Reyes, Joy Alinda P. A Study of Floating-point Architectures for Pipelined RISC Processors. 2005.
Upozornění: Tyto citace jsou generovány automaticky. Nemusí být zcela správně podle citačních pravidel..