A study of floating-point architectures for pipelined RISC processors
As embedded applications become more complex, the demand for computing power increases. To achieve this needed increase in the computing performance of embedded microprocessors, improved implementations of floating-point units (FPUs)are used. However, no structured methodology is available in design...
| Autore principale: | |
|---|---|
| Natura: | Tesi |
| Lingua: | English |
| Pubblicazione: |
2005.
|
| Soggetti: |