A study of the effects of layout techniques on the noise performance of CMOS RF transistors

This thesis aims to study and analyze the effects of different layout strategies on the noise performance of CMOS RF transistors. Layout of NMOS transistors were designed and implented in common-source and cascode configurations using TSMC's 0.25 um CMOS process. Two general layout approaches w...

全面介绍