Uyemura, J. P. (2006). Chip design for submicron vlsi: Cmos layout and simulation. Thomson.
Chicago Style (17th ed.) CitationUyemura, John Paul. Chip Design for Submicron Vlsi: Cmos Layout and Simulation. Australia: Thomson, 2006.
MLA citiranjeUyemura, John Paul. Chip Design for Submicron Vlsi: Cmos Layout and Simulation. Thomson, 2006.
Opozorilo: Ti citati niso vedno 100% točni.