Chip design for submicron vlsi cmos layout and simulation

Chip design for submicron vlsi cmos layout and simulation

Dades bibliogràfiques
Autor principal: Uyemura, John Paul 1952-
Format: Llibre
Idioma:English
Publicat: Australia Thomson c2006.
Matèries:
Integrated circuits > Design and construction.