A study of selective power-down techniques for low-power RISC microprocessor design
In this thesis, selective power-down techniques for low-power RISC microprocessor design sre studied. Selective-power down techniques are register transfer level power optimization techniques that target dynamic switching power. These techniques effectively reduce power consumption by selectively sh...
| Autore principale: | |
|---|---|
| Natura: | Tesi |
| Lingua: | English |
| Pubblicazione: |
2004.
|
| Soggetti: |