-
251
-
252
-
253
-
254
-
255
-
256
Design of a 3-D fully depleted SOI computational RAM.
Published in IEEE Transactions on VLSI systemsArticle -
257
-
258
Low-power scan design using first-level supply gating.
Published in IEEE Transactions on VLSI systemsArticle -
259
Shielding effect of on-chip interconnect inductance.
Published in IEEE Transactions on VLSI systemsArticle -
260