-
171
-
172
-
173
-
174
-
175
A low-power reduced swing global clocking methodology.
Published in IEEE Transactions on VLSI systemsArticle -
176
-
177
Scaling trends of on-chip power distribution noise.
Published in IEEE Transactions on VLSI systemsArticle -
178
-
179
-
180