Showing 1 - 4 results of 4 for search '"VLSI implementation."', query time: 0.02s Refine Results
  1. 1

    Iterative decoder architectures. by Yeo, Engling

    Article

    Iterative decoder architectures.
  2. 2

    VLSI implementation of a signal recognition and code acquisition algorithm for CDMA packet receivers. by Fanucci, L.

    Article

    VLSI implementation of a signal recognition and code acquisition algorithm for CDMA packet receivers.
  3. 3

    Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders. by Dobkin, R.

    Article

    Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders.
  4. 4

    A digit-serial multiplier for finite field GF(2m). by Chang Hoon Kim

    Article

    A digit-serial multiplier for finite field GF(2m).

Search Tools: