-
511
-
512
-
513
-
514
-
515
-
516
-
517
-
518
-
519
High-speed VLSI architectures for the AES algorithm.
Published in IEEE Transactions on VLSI systemsArticle -
520