Zobrazuji výsledky 1 - 10 z 10 pro vyhledávání '"Test patterns generation."', doba hledání: 0,02 s. Upřesnit hledání
  1. 1

    Testing big chips becomes an internal affair. Autor Runyon, S.

    Vydáno v IEEE spectrum
    Článek

    Testing big chips becomes an internal affair.
  2. 2

    Test pattern generation and clock disabling for simultaneous test time and power reduction. Autor Jih-Jeen Chen

    Článek

    Test pattern generation and clock disabling for simultaneous test time and power reduction.
  3. 3

    SPIRIT a highly robust combinational test generation algorithm. Autor Gizdarski, E.

    Článek

    SPIRIT a highly robust combinational test generation algorithm.
  4. 4

    Diagnosis of single stuck-at faults and multiple timing faults in scan chains. Autor Chien-Mo Li, J.

    Článek

    Diagnosis of single stuck-at faults and multiple timing faults in scan chains.
  5. 5

    Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect. Autor Efthymiou, A.

    Článek

    Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect.
  6. 6

    Function-based compact test pattern generation for path delay faults. Autor Michael, M.K

    Článek

    Function-based compact test pattern generation for path delay faults.
  7. 7

    Design of hierarchical cellular automata for on-chip test pattern generator. Autor Sikdar, B.K

    Článek

    Design of hierarchical cellular automata for on-chip test pattern generator.
  8. 8

    On the nonenumerative path delay fault simulation problem. Autor Kagaris, D.

    Článek

    On the nonenumerative path delay fault simulation problem.
  9. 9

    Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams. Autor Ghosh, I.

    Článek

    Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams.
  10. 10

    Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time. Autor Voyiatzis, I.

    Článek

    Accumulator-based test generation for robust sequential fault testing in DSP cores in near-optimal time.

Vyhledávací nástroje: