Dangos 31 - 38 canlyniadau o 38 ar gyfer chwilio '"Systems on a chip"', amser ymholiad: 0.02e Mireinio'r Canlyniadau
  1. 31

    A high-speed and low-voltage associative co-processor with exact Hamming gan Oike, Y.

    Erthygl

    A high-speed and low-voltage associative co-processor with exact Hamming
  2. 32

    An architecture and compiler for scalable on-chip communication. gan Jian Liang

    Erthygl

    An architecture and compiler for scalable on-chip communication.
  3. 33

    Automatic interconnection rectification for SoC design verification based on the port order fault model. gan Chun-Yao Wang

    Erthygl

    Automatic interconnection rectification for SoC design verification based on the port order fault model.
  4. 34

    System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints. gan Iyengar, V.

    Erthygl

    System-on-a-chip test scheduling with precedence relationships, preemption, and power constraints.
  5. 35

    System-on-a-chip test-data compression and decompression architectures based on Golomb codes. gan Chandra, A.

    Erthygl

    System-on-a-chip test-data compression and decompression architectures based on Golomb codes.
  6. 36

    Testing of core-based systems-on-a-chip. gan Ravi, S.

    Erthygl

    Testing of core-based systems-on-a-chip.
  7. 37

    GALDS a complete framework for designing multiclock ASICs and SoCs. gan Chattopadhyay, A.

    Erthygl

    GALDS a complete framework for designing multiclock ASICs and SoCs.
  8. 38

    Global interconnect design in a three-dimensional system-on-a-chip. gan Joyner, J.W

    Erthygl

    Global interconnect design in a three-dimensional system-on-a-chip.

Offerynnau Chwilio: