-
411
-
412
-
413
-
414
-
415
-
416
-
417
-
418
Design-for-testability for embedded delay-locked loops.
Published in IEEE Transactions on VLSI systemsArticle -
419
-
420