-
1
-
2
-
3
-
4
Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect.
Argitaratua izan da IEEE Transactions on VLSI systemsArtikulua


