-
401
-
402
-
403
Design-for-testability for embedded delay-locked loops.
Published in IEEE Transactions on VLSI systemsArticle -
404
-
405
-
406
-
407
-
408
-
409
-
410